Seminar on HTAM

Seminar on HTAM

Project / Seminar Material
Reference ID: PS-24326-TM

DEDICATION

This research material titled “Seminar on HTAM” is dedicated to God for his enabling grace, and to all computer enthusiasts who contributed to make life a pleasant experience during my research documentation.

ACKNOWLEDGEMENT

I extend my sincere gratitude to all those who contributed to the completion of this project. Special thanks to my Supervisor (Name of your Supervisor), the Head of Department (Name of your HOD), the Lecturers in the department of Computer Science (CS), Book Authors and Profound Scholars of existing or related project material on “Seminar on HTAM” for their invaluable guidance, support, and expertise throughout the journey.

I am also grateful to your study area (mention any funding organizations, if applicable) for their financial assistance. This research would not have been possible without the encouragement and assistance of some stakeholders (mention any mentors, teachers, or colleagues). Additionally, I would like to acknowledge the understanding and patience of my family and friends during this endeavor. Your unwavering support has been a constant source of motivation. Thank you all for being part of this meaningful endeavor.


Seminar on HTAM

CHAPTER ONE

1.1 Introduction

The first implementation of Hyper-Threading Technology is being made available on the Intel. Xeon processor family for dual and multiprocessor servers, with two logical processors per physical processor, by more efficiently using existing processor resources, the Intel Xeon processor family can significantly improve performance at virtually the same system cost. This implementation of Hyper-Threading Technology added less than 5% to the relative chip size and maximum power requirements, but can provide performance benefits much greater than that.

Intel’s Hyper-Threading Technology brings the concept of simultaneous multi-threading to the Intel Architecture. Hyper-Threading Technology makes a single physical processor appear as two logical processors; the physical execution resources are shared and the architecture state is duplicated for the two logical processors. From a software or architecture perspective, this means operating systems and user programs can schedule processes or threads to logical processors as they would on multiple physical processors. From a micro architecture perspective, this means that instructions from both logical processors will persist and execute simultaneously on shared execution resources. Each logical processor maintains a complete set of the architecture state.

The architecture state consists of registers including the general-purpose registers, the control registers, the advanced programmable interrupt controller (APIC) registers, and some machine state registers. From a software perspective, once the architecture state is duplicated, the processor appears to be two processors. The number of transistors to store the architecture state is an extremely small fraction of the total. Logical processors share nearly all other resources on the physical processor, such as caches, execution units, branch predictors, control logic, and buses. Each logical processor has its own interrupt controller or APIC. Interrupts sent to a specific logical only that logical processor handles processors (Seminarsonly, 2021).

As a prelude to other parts of this study, this chapter will discuss the background upon which this study was initiated, the statement of problems that led to this study, the Aim and Objectives of the study. Others are Significance of the study, Scope of work, Limitations of the Study and Definition of technical terms.

CHAPTER TWO

2.0 Literature Review

2.1 Introduction

This chapter focuses on the review of related literature. A literature review includes the current knowledge as well as theoretical and methodological contributions to a particular topic. It documents the state of the art with respect to the topic you are writing. It surveys the literature in the topic selected. In this research work the literature review includes the …

Summary Headlines for Seminar on HTAM